- CP₁

74ACT16374 16-Bit D-Type Flip-Flop with 3-STATE Outputs

## 74ACT16374 16-Bit D-Type Flip-Flop with 3-STATE Outputs

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The ACT16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable (OE) are common to each byte and can be shorted together for full 16-bit operation.

#### Features


- Buffered Positive edge-triggered clock
- Separate control logic for each byte
- 16-bit version of the ACT374
- Outputs source/sink 24 mA
- TTL-compatible inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description				
74ACT16374SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide				
74ACT16374MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide						
Device also available in Tape and Real. Specify by appending suffix latter "X" to the ordering code						

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

#### Logic Symbol



#### **Pin Descriptions**

Pin Names	Description
<del>OE</del> n	Output Enable Input (Active LOW)
CPn	Clock Pulse Input
I <sub>0</sub> –I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs

# $\overline{OE}_1 - 1$ $O_0 - 2$

**Connection Diagram** 

°° –	2	47	- 1 <sub>0</sub>
0 <sub>1</sub> —	3	46	— 4
GND -	4	45	- GND
0 <sub>2</sub> —	5	44	- 1 <sub>2</sub>
°3 —	6	43	— I <sub>3</sub>
v <sub>cc</sub> –	7	42	– v <sub>cc</sub>
₀₄ —	8	41	- 1 <sub>4</sub>
0 <sub>5</sub> —	9	40	— 1 <sub>5</sub>
GND —	10	39	- GND
° <sub>6</sub> —	11	38	— I <sub>6</sub>
0 <sub>7</sub> —	12	37	- 1 <sub>7</sub>
0 <sub>8</sub> —	13	36	— 1 <sub>8</sub>
0 <sub>9</sub> —	14	35	— I <sub>9</sub>
GND —	15	34	- GND
0 <sub>10</sub> —	16	33	— I <sub>10</sub>
0 <sub>11</sub> —	17	32	— h1
v <sub>cc</sub> –	18	31	– v <sub>cc</sub>
0 <sub>12</sub> —	19	30	- I <sub>12</sub>
0 <sub>13</sub> —	20	29	- 1 <sub>1 3</sub>
GND —	21	28	- GND
0 <sub>14</sub> —	22	27	- 1 <sub>14</sub>
0 <sub>15</sub> —	23	26	- 1 <sub>15</sub>
0E2 -	24	25	— СР <sub>2</sub>

FACT<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS500298

www.fairchildsemi.com

#### **Functional Description**

The ACT16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP<sub>n</sub>) transition. With the Output Enable ( $\overline{OE}_n$ ) LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operation of the OE<sub>n</sub> input does not affect the state of the flip-flops.


#### **Truth Tables**

	Inputs		Outputs
CP <sub>1</sub>	OE <sub>1</sub>	I <sub>0</sub> —I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>
~	L	Н	н
~	L	L	L
L	L	х	(Previous)
х	н	Х	Z
	Inputs		Outputs
CP <sub>2</sub>	Inputs OE <sub>2</sub>	I <sub>8</sub> -I <sub>15</sub>	Outputs O <sub>8</sub> –O <sub>15</sub>
CP <sub>2</sub>		<b>I<sub>8</sub>-I<sub>15</sub></b> Н	-
-			0 <sub>8</sub> -0 <sub>15</sub>
-		Н	0 <sub>8</sub> -0 <sub>15</sub>

H = HIGH Voltage Level L = LOW Voltage Level

X= Immaterial Z = HIGH Impedance

✓ = LOW-to-HIGH Transition



#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> ) DC Input Diode Current (I <sub>IK</sub> )	-0.5V to +7.0V
DC Input Didde Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to $V_{CC}^{} + 0.5 \text{V}$
DC Output Source/Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin	$\pm$ 50 mA
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

## Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	

74ACT16374

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
					aranteed Limits	Units	Conditions	
VIH	Minimum HIGH	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
VIL	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V <sub>OH</sub>	Minimum HIGH	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note 2)	
/ <sub>OL</sub>	Maximum LOW	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	$I_{OUT} = 50 \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
l <sub>oz</sub>	Maximum 3-STATE	5.5		± 0.5	± 5.0	μA	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	5.5		± 0.5	± 5.0	μΑ	$V_{O} = V_{CC}, GND$	
IN	Maximum Input	5.5		± 0.1	± 1.0	μA	$V_1 = V_{CC}$ , GND	
	Leakage Current	0.0		± 0.1	1.0	μΑ	VI - VCC, OND	
ССТ	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
сс	Maximum Quiescent	5.5		8.0	80.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND	
	Supply Current	5.5		0.0	00.0	μΑ	VIN - VCC OF GIVD	
OLD	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
онр	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	

#### **DC Electrical Characteristics**

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

74ACT16374

## **AC Electrical Characteristics**

Symbol Parameter	Parameter	V <sub>CC</sub> (V)				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 4)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	71			67		MHz
t <sub>PLH</sub>	Propagation Delay	5.0	3.1	5.3	7.9	3.1	8.4	
t <sub>PHL</sub>	CP to On	5.0	3.0	5.1	7.3	3.0	7.8	ns
t <sub>PZH</sub>	Output Enable Time	5.0	2.5	4.7	7.4	2.5	7.9	
t <sub>PZL</sub>		5.0	3.0	5.4	8.0	2.0	8.5	ns
t <sub>PHZ</sub>	Output Disable Time	5.0	2.1	5.1	7.9	2.1	8.2	
t <sub>PI 7</sub>		5.0	2.0	4.8	7.4	2.0	7.9	ns

Note 4: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .


## AC Operating Requirements


Symbol	mbol Parameter		Parameter		T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = −40°C to +85°C C <sub>L</sub> = 50 pF	Units
		(Note 5)	Тур	Gua	ranteed Limits			
t <sub>S</sub>	Setup Time, HIGH or LOW, Input to Clock	5.0	0.7	3.0	3.0	ns		
t <sub>H</sub>	Hold Time, HIGH or LOW, Input to Clock	5.0	0.8	1.0	1.0	ns		
t <sub>W</sub>	CP Pulse Width, HIGH or LOW	5.0	1.5	5.0	5.0	ns		

Note 5: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$





6

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com